

"METHOD AND APPARATUS FOR QUANTIFYING TRADEOFFS FOR MULTIPLE COMPETING GOALS IN CIRCUIT DESIGN"

Attorney Docket No.: 2879-030565

Fig 2

Device(s)			Synthesized Performance Specification(s) *
Device #	Device Variable(s)	Device Constants(s)	
D1 (Input Transistor)	Length & width	Area	Gain (G)
D2 (Input Transistor)	"	"	
D3 (Input Transistor)	"	"	
D4 (Resistor)	Resistance	Length & width	Slew Rate (SR)
D5 (Capacitor)	Capacitance	"	Unity Gain Freq (UGF)
D6 (Resistor)		"	Input Offset (IO)
D7 (Capacitor)		"	
D8 (Resistor)	Resistance		Phase Margin (PM)
D9 (Resistor)	"		Settling Time (ST)
D10 (Resistor)	"		
D11 (Output Transistor)	Length & width	Area	Power (Usage) (P)
D12 (Output Transistor)	"	Area	Estimated Total Area (ETA)

* Performance Specifications to be compared to circuit performances determined by a circuit Synthesizer



Fig 3


Synthesized
Design Population

12
↓

Design Point	Circuit Topology	Performance(s)	Original Cost	Domination Cost	Tradeoff Cost	Relative Efficiency
DP_1	T_{DP_1}	G_{P-DP_1} SR_{P-DP_1} $ETAP-DP_1$	OC_{DP_1}	DC_{DP_1}	TC_{DP_1}	RE_{DP_1}
DP_5	T_{DP_5}	G_{P-DP_5} SR_{P-DP_5} $ETAP-DP_5$	OC_{DP_5}	DC_{DP_5}	TC_{DP_5}	RE_{DP_5}
DP_7	T_{DP_7}	G_{P-DP_7} SR_{P-DP_7} $ETAP-DP_7$	OC_{DP_7}	DC_{DP_7}	TC_{DP_7}	RE_{DP_7}

DP_X	T_{DP_X}	G_{P-DP_X} SR_{P-DP_X} TA_{P-DP_X}	OC_{DP_X}	DC_{DP_X}	TC_{DP_X}	RE_{DP_X}
--------	------------	--	-------------	-------------	-------------	-------------








Fig 8

Layout Performance Specifications *	
Gain (G)	1.4 ↙
Slew Rate (SR)	
Unity Gain Freq. (UGF)	
Input Offset (IO)	
Phase Margin (PM)	
Settling Time (ST)	
Power (Usage) (P)	
Actual Total Area (ATA)	
Yield Estimate (YE)	
Design Rule Compliance (DRC)	

* Performance Specifications to be compared to Circuit Performances determined by a circuit simulator.

Fig 9

Layout
Design Population

16
↓

Layout Design Point	Circuit Layout	Performance(s)	Original Cost	Domination Cost	Tradeoff Cost	Relative Efficiency
LDP1	L _{LDP1}	G _P -LDP1 SR _P -LDP1 ⋮ DRC _P -LDP1	OC _{LDP1}	DC _{LDP1}	TC _{LDP1}	RE _{LDP1}
LDP5	L _{LDP5}	G _P -LDP5 SR _P -LDP5 ⋮ DRC _P -LDP5	OC _{LDP5}	DC _{LDP5}	TC _{LDP5}	RE _{LDP5}
LDP7	L _{LDP7}	G _P -LDP7 SR _P -LDP7 ⋮ DRC _P -LDP7	OC _{LDP7}	DC _{LDP7}	TC _{LDP7}	RE _{LDP7}

LDPX	L _{LDPX}	G _P -LDPX SR _P -LDPX ⋮ DRC _P -LDPX	OC _{LDPX}	DC _{LDPX}	TC _{LDPX}	RE _{LDPX}
------	-------------------	--	--------------------	--------------------	--------------------	--------------------

